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DIGITAL PROCESSING CLOCK 
David H. Phillips, Naval Research Laboratory, Washington, D.C. 
ABSTRACT 
The Digital Processing Clock SG 1157/U has been developed by Naval 
(1 )  compatible w i t h  the PTTI world where i t  can be driven by 
Research Laboratory and is: 
an external cesium and built in test equipment shows 
synchronization w i t h  that cesium through the 1 PPS 
needs of the Navy as well a s  any other time ordered 
functions. 
( 2 )  b u i l t  t o  be expandable to  accomodate future time keeping 
Examples of this  expandibility are the recent inclusion of an 
unmodulated XR3 time code and the 2137 modulated time code (XR3 w i t h  
1 kHz carrier)  
INTRODUCTION 
The Digital Processing Clock i s  designed t o  make precision time 
The system consists of one available i n  visual and electronic form. 
digital processing clock (SG 1157/U) four remote display units 
(ID 2170/U) and contains state-of-the-art electronic devices. 
instances where i t  has been available, military-specified hardware 
has been utilized. The clock provides a l l  necessary timing information 
t o  enable the generation of a wide range of time codes and time related 
information fo r  future applications. 
In a l l  
The clock i s  human engineered for easy setting. I t  i s  designed t o  
be driven by precision frequency standards such as cesium beams, 
rubidium vapor standards, discipl ined time and frequency standards, o r  
any other precision frequency standard providing an adequate 1 MHz 
o u t p u t ,  b u t  will operate on i t s  own internal oscillator i f  no precision 
standard i s  available. The clock is  capable of being set  t o  an 
accuracy within 1 microsecond t o  an applied external pulse. This pulse 
need not occur on precise 1 second intervals; prior knowledge o f  when 
the pulse will occur i s  used t o  preset the thumbwheel switches on the 
f ront  of the clock. 
In addition t o  the display of the precise time i n  days, hours, 
minutes, and seconds, the Digital Processing Clock produces ( a )  a 
parallel time code o u t p u t  that i s  capable of d r i v i n g  from one t o  four 
remote display units a t  distances well removed from the clock i t s e l f ,  
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(b) two separate selectable time of event output pulses which can be 
used to synchronize other equipments, and (c) pulse outputs of 1 PPS 
and 1 PPlOS. 
The Digital Processing Clock is presently incorporated in the 
688 Class Navy Submarines and applications of it may be extended into 
other Navy platforms in the future. 
FUNCTIONAL DESCRIPTION 
Figure 1 shows the Digital Processing Clock as it is presently 
being installed in the 688 class submarines. 
have been delivered to the Navy at this time. 
Sixteen of these clocks 
Figure 2 is a Block Diagram showing the Digital Processing Clock 
with four remote readout units daisy-chained to it. The remote display 
units are located at distances up to 100 ft. from the SG 1157/U clock 
on the submarines. 
parallel bus which allows the use of very simple and easily replaceable 
electronic parts. 
LED readout chip. 
The remote display units are fed by a 20 line 
BCD to seven segment decoders are included on the 
Figure 3 is a block diagram for the Digital Processing Clock 
showing signal flow and functional operation and inputs on front and 
back of clock. The Digital Processing Clock takes the 1 MHz input 
signal from a frequency standard, for example a cesium beam standard, 
and divides it down to produce a one-pulse-per-second (1PPS) output 
tick and the time-of-day information. Should the external 1 MHz signal 
disappear from the input, an internal 1 MHz signal generated from an 
internal oscillator within the clock itself is automatically applied 
at the input. 
lo7 over a temperature range of 0°C to 50°C and, therefore, the clock 
will accumulate time error rapidly when this mode of operation exists. 
The internal oscillator may be retuned with the screw-covered screw- 
driver adjustment on the top of the oscillator. Buffered outputs from 
all dividers in the countdown chain are available internally, and the 
20 parallel lines of information containing hours, minutes, and seconds 
in a binary-coded decimal (BCD) format are fed to a multipin connector 
(Time Code Out) on the rear panel of the clock to drive the remote 
readout units. 
The accuracy of this signal, however, is one part in 
Synchronization, time setting, or both, are accomplished by 
applying an external positive going transition to the External Sync 
Input on the front panel. 
lower Sync switch on the front panel can be put in the INT position 
and after the Arm button is pushed the next internally generated 
(1 -pul se-per-10-s) 1 PP1 OS signal wi 11 set and synchronize the Digital 
Processing C1 oc k. 
If no external time signal is available, the 
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An output pulse may be generated a t  any time desired w i t h  the 
The repeti t ion ra te  of this event pulse is 
Time-of-Event (TOE) output. 
the back of the clock. 
internally selectable a t  five d i f fe ren t  ra tes  (1 PPS, 1 PPlOS, 1 PPM, 
1 PPHR, and 1 PPDAY) w i t h  DIP packaged rocker switches on the TOE 
Circuit Board. The TOE output (e.g. , 10 microsecond wide one pulse per 
sec (1 PPS) output) can be delayed by the time set up on the subsecond 
(millisecond and microsecond) thumbwheel switches on the front  of the 
clock. 
1 PPS signal would be synchronized w i t h  the 1 PPS output signal 
available on the front  panel. 
The Digital Processing Clock normally receives i t s  power from 
an external power source of 115 V ,  60 Hz, single phase. 
source f a i l s  o r  is  disconnected, o r  the power module develops a f au l t ,  
the clock i s  diode switched t o  battery operation w i t h  zero time error .  
There are  two TOE output BNCs, A and B, on 
I f  the subsecond thumbwheel switches were set t o  zero, this 
If  the power 
Figure 4 shows the Clock Time Base and Display p r in t ed  c i r cu i t  
card. 
o sc i l l a to r )  and switching c i r cu i t  which allows the t ransfer  of ex- 
ternal frequency reference w i t h  minimal time loss ( i n  the order of one 
microsecond (us). 
This c i r cu i t  contains the TCXO (temperature controlled crystal  
Figure 5 shows the 1 MHz t o  1 PPS Countdown and Sync Function 
p r in t ed  c i r cu i t  card. The  function of this c i r cu i t  is t o  count pulses 
of the i n p u t  1 MHz square wave and produce an output of one-pulse-per- 
second (1 PPS).  In addition, the\occurrence of this output pulse must 
be capable of being set t o  w i t h i n  one microsecond (us) of any time 
relat ive t o  an externally applied synchronizing pulse or any preset 
number of microseconds from the external pulse. 
Figure 6 shows the Day, Hour, Minute, Second Counter Function 
printed c i r cu i t  card. The function of this c i r c u i t  is  t o  take the 
1 PPS signal produced by the card just described and d i v i d e  i t  down 
further t o  produce second, minu te ,  hour, and f ina l ly ,  day of the year 
information, which will be displayed on the clock's f ront  panel. 
external sync, i t  can be preset t o  any desired day, hour, minute, 
second w i t h  front panel thumbwheel switches. 
With  
Figure 7 shows the Time of Event Function p r in t ed  c i r cu i t  card. 
The function of this c i r cu i t  is  t o  compare the BCD output information 
from the clock's d i v i d e r  chain w i t h  the setting of the d ig i ta l  thumb- 
wheel switches on the front  panel. When this comparison indicates 
total  agreement, this c i r c u i t  gates out a 10 ps Time o f  Event pulse 
whose leading edge occurs a t  the precise time when coincidence was 
achieved. 
the clock. 
The TOE card presents two selectable outputs on the back of 
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Figure 8 shows the Power Supply p r in t ed  c i r c u i t  card. 
c i r cu i t  regulates the 9.7 vdc from the power supply t o  5 vdc for  the 
p r in t ed  c i r cu i t  cards and provides diode switching fo r  battery 
operation. 
T h i s  
OPERATOR CONTROLS 
Figure 9 shows the operator controls. 
1. 
2. 
3. 
4. 
5. 
6. 
7. 
8. 
9. 
10. 
Thumbwheel Swi tches--15 u n i t  decade used fo r  time setting, 
delay insertion, and time of event operations. 
Battery Standby/Off Switch--in Standby position supplies 
backup power fo r  clock for  1/2 hour; i n  Off position battery 
is taken out of c i r c u i t  t o  prevent discharging d u r i n g  
s h i p p i n g  or  storage. 
LED Display--when on battery power, push  t o  get display of 
day of year and time of day. 
LED Test--when pushed display shows a l l  8s and decimal points 
l i t .  
Event  Output/Inhi b i  t--Time of Event outputs on back of clock 
are  enabled i n  O u t p u t  position. 
Sync 1 PPS/Clock--in Clock position se t s  clock to  time on 
thumbwheel switches and syncs t o  w i t h i n  one microsecond w i t h  
sync signal when i t  arrives.  
subsecond t i m i n g  is  changed. 
Sync Int./Ext.--in Int .  position syncs clock w i t h  in ternal ly  
generated 1 PPlOS. In Ext .  position syncs clock to  applied 
Ext. Sync signal. 
Sync Arm--push button t o  arm clock f o r  arr ival  of sync signal. 
Display--7 segment LED display of Day, Hour, Minute, Second 
information and flashing decimal point indicators for  (1) 
clock armed ( 3  points t o  l e f t  of each day d i g i t ) ,  (2) clock 
on Internal Oscil lator (1 point to  l e f t  of tens of minutes), 
(3)  coincidence of Sync t o  w i t h i n  one microsecond (2 points 
t o  l e f t  o f  second d ig i t s ) .  
Fuses--two 1.5A Line fuses and one spare. 
In 1 PPS position only the 
The clock is s tar ted by tick s t a r t .  I t  is  easi ly  s tar ted by an 
external t i c k  which is  the preferred method, b u t  can also be s tar ted 
from the internal o sc i l l a to r  i n  several steps. T h i s  design i s  used to  
f a c i l i t a t e  s ta r t ing  w i t h  information from other reference standards 
and f o r  precision se t t ing ,  the pulse need not arr ive on an even second. 
However, i f  time of arr ival  i s  known i n  advance, this advanced infor- 
mation i s  set i n  the thumbwheel switches on the front  and the clock 
armed before the arr ival  o f  the pulse. 
positive going t ransis t ion which  may typically s t a r t  a t  0.5 vdc and 
r i s e  to  5 vdc. 
The clock s t a r t s  on the 
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BUILT-IN TEST EQUIPMENT 
The Digital Processing Clock has built-in test equipment (BITE) to 
ease the checking of proper operation. 
cators should be checked on a regular basis depending on usage. 
indicators are: 
The status of the BITE indi- 
BITE 
1. LED test--when pushbutton switch on front panel is pushed, 
the display shows all 8 's  and decimal points are lit. 
2. Flashing decimal point indicators: 
Clock Armed (3 decimal points to left of each day 
digit light) 
of tens of minutes flashes) 
Coincidence of Sync to within one microsecond (2 decimal 
points to left of seconds digits flash). 
a. 
b. Clock on Internal Oscillator (1 decimal point to left 
c. 
EXPANDIBILITY 
Figure 10 shows the SG 1157/U clock with the newly developed 
XR3 serial time code printed circuit card installed. 
of the additional add-on capabilities which uses the basic timing 
information available in the clock and delivers specific outputs, 
i.e., XR3 level shift code, 2137 code (XR3 time code, AM modulated on 
a 1000 Hz carrier), and 200 KHz. There is still additional room for 
future development of time ordered capability. 
Figure 11 shows the SG 1157/U clock's back panel which has the 
output BNC connectors for the above mentioned three outputs as well as 
the original 1 PPS, 1 PPlOS, TOE (time of event), and 20 line parallel 
time code outputs. 
This is the first 
BATTERY POWER 
Figure 11 also shows the Gel-cell batteries used to power the 
SG 1157/U clock in case of Ship-to-Shore changeover power inter- 
ruptions. 
case of power interruption. The batteries are charged by a 9.7 vdc 
regulated power supply. 
The batteries will power the clock in excess of one hour in 
SPARE CARDS 
Figure 12 shows an SG 1157/U clock with a set of spare cards 
stored in the card cage. The reliability of the printed circuit cards 
has been very high and availability of spare cards from a supply 
center is made difficult by the high reliability of the cards them- 
selves. Therefore a set of spare cards for possible future failures 
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and storage of these cards in the clock i t se l f  i s  recommended. 
also eases the submarine's requirements on space and difficulty i n  
attaining spares a t  sea. 
This 
FUTURE CAPABILITIES 
Figure 13 shows possible future capabilities for the Digital 
Processing Clock. 
1 )  Timekeeping station capability - The inclusion of a micro- 
processor card such as the Intel 8085 would enable the clock t o  
monitor external precision standards and calculate the time differ- 
ences between the external standards and the time i n  the SG 1157/U 
clock. 
the clock's LED readout and present the information t o  the operator 
via the display. The time difference information could be also made 
available by an RS232 o u t p u t  on the back of the clock. 
T h i s  time difference information could t h e n  be multiplexed t o  
2 )  Upgrade t o  100 ns time steps - If increased accuracy i s  
required a h i g h  precision sync card could take an external 5 MHz 
signal and double i t  t o  10 MPPS, thus allowing the clock t o  be 
synchronized t o  the nearest 100 nanosecond pulse rather than nearest 
microsecond pulse as i s  now the case. 
available in the SG 1157/U clock, a h i g h  speed recorder capability 
could be developed using an A/D converter s tor ing the digitized 
information along with the time i t  was sampled. This information 
could be stored i n  RAM under the control of a microprocessor. The 
o u t p u t  could be displayed a t  a much slower rate and fed t h r o u g h  a 
D/A converter t o  an external recorder for  visual presentation. 
I t  takes many years fo r  new ideas t o  be implemented in to  the 
Fleet. This equipment represents several ideas on how technology 
transfer can be implemented in progressive steps w i t h o u t  necessi- 
tating total equipment replacement. 
3) High Speed Recorder - With the basic t i m i n g  information 
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